


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((((process or context or application) <and> (switch* or chang*))<in>metadata))<and>..."

☐ e-mail

Your search matched 4 of 70573 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)
[New Search](#)

Modify Search

☐ Check to search only within this results set
Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

- ☐ 1. **A 1.2 GHz Alpha microprocessor with 44.8 GB/s chip pin bandwidth**
 Jain, A.; Anderson, W.; Benninghoff, T.; Berucci, D.; Braganza, M.; Burnetie, J. J.; Faber, R.; Gowda, O.; Grodstein, J.; Hess, G.; Kowaleski, J.; Kumar, A.; Mil R.; Paul, P.; Pickholtz, J.; Russell, S.; Shen, M.; Truex, T.; Vardharajan, A.; Xa Zou, T.;
Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 2001 International
 5-7 Feb. 2001 Page(s):240 - 241
 Digital Object Identifier 10.1109/ISSCC.2001.912621
[AbstractPlus](#) | Full Text: [PDF](#)(160 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 2. **A 33.2M vertices/sec programmable geometry engine for multimedia emb**
 Chang-Hyo Yu; Donghyun Kim; Lee-Sup Kim;
Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on
 23-26 May 2005 Page(s):4574 - 4577 Vol. 5
 Digital Object Identifier 10.1109/ISCAS.2005.1465650
[AbstractPlus](#) | Full Text: [PDF](#)(384 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 3. **Memory architecture for efficient utilization of SDRAM: a case study of th computation/memory access trade-off**
 Gleerup, T.; Holten-Lund, H.; Madsen, J.; Pedersen, S.;
Hardware/Software Codesign, 2000. CODES 2000. Proceedings of the Eighth Workshop on
 2000 Page(s):51 - 55
[AbstractPlus](#) | Full Text: [PDF](#)(640 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 4. **ARES-architecture reinforcing superscalar**
 Yuh-Haur Lin; Feipei Lai; Meng-Chou Chang;
VLSI Technology, Systems, and Applications, 1991. Proceedings of Technical International Symposium on
 22-24 May 1991 Page(s):338 - 343
 Digital Object Identifier 10.1109/VTSA.1991.246736
[AbstractPlus](#) | Full Text: [PDF](#)(416 KB) IEEE CNF
[Rights and Permissions](#)

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

[Search Session History](#)[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Edit an existing query or
compose a new query in the
Search Query Display.

Thu, 14 Sep 2006, 11:47:55 AM EST

Search Query Display

Select a search number (#)
to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Recent Search Queries

- #1 (((process or context or application) <and> (switch* or chang*))
<in>metadata)
- #2 (((((process or context or application) <and> (switch* or chang*))
<in>metadata))<AND>((writeback or (write-back) or (write back))
<in>metadata))

Indexed by
 Inspec®

[Help](#) [Contact Us](#) [Privacy &](#)

© Copyright 2006 IEEE –